Show filters
605 Total Results
Displaying 11-20 of 605
Sort by:
Attacker Value
Unknown
CVE-2024-31143
Disclosure Date: July 18, 2024 (last updated July 19, 2024)
An optional feature of PCI MSI called "Multiple Message" allows a
device to use multiple consecutive interrupt vectors. Unlike for MSI-X,
the setting up of these consecutive vectors needs to happen all in one
go. In this handling an error path could be taken in different
situations, with or without a particular lock held. This error path
wrongly releases the lock even when it is not currently held.
0
Attacker Value
Unknown
CVE-2024-38458
Disclosure Date: June 16, 2024 (last updated July 27, 2024)
Xenforo before 2.2.16 allows code injection.
0
Attacker Value
Unknown
CVE-2024-38457
Disclosure Date: June 16, 2024 (last updated July 27, 2024)
Xenforo before 2.2.16 allows CSRF.
0
Attacker Value
Unknown
CVE-2024-5661
Disclosure Date: June 13, 2024 (last updated July 03, 2024)
An issue has been identified in both XenServer 8 and Citrix Hypervisor 8.2 CU1 LTSR which may allow a malicious administrator of a guest VM to cause the host to become slow and/or unresponsive.
0
Attacker Value
Unknown
CVE-2024-31142
Disclosure Date: May 16, 2024 (last updated May 17, 2024)
Because of a logical error in XSA-407 (Branch Type Confusion), the
mitigation is not applied properly when it is intended to be used.
XSA-434 (Speculative Return Stack Overflow) uses the same
infrastructure, so is equally impacted.
For more details, see:
https://xenbits.xen.org/xsa/advisory-407.html
https://xenbits.xen.org/xsa/advisory-434.html
0
Attacker Value
Unknown
CVE-2023-46842
Disclosure Date: May 16, 2024 (last updated May 17, 2024)
Unlike 32-bit PV guests, HVM guests may switch freely between 64-bit and
other modes. This in particular means that they may set registers used
to pass 32-bit-mode hypercall arguments to values outside of the range
32-bit code would be able to set them to.
When processing of hypercalls takes a considerable amount of time,
the hypervisor may choose to invoke a hypercall continuation. Doing so
involves putting (perhaps updated) hypercall arguments in respective
registers. For guests not running in 64-bit mode this further involves
a certain amount of translation of the values.
Unfortunately internal sanity checking of these translated values
assumes high halves of registers to always be clear when invoking a
hypercall. When this is found not to be the case, it triggers a
consistency check in the hypervisor and causes a crash.
0
Attacker Value
Unknown
CVE-2023-44439
Disclosure Date: May 03, 2024 (last updated September 18, 2024)
Ashlar-Vellum Xenon Uncontrolled Search Path Element Remote Code Execution Vulnerability. This vulnerability allows remote attackers to execute arbitrary code on affected installations of Ashlar-Vellum Xenon. User interaction is required to exploit this vulnerability in that the target must visit a malicious page or open a malicious file.
The specific flaw exists within the parsing of various file types. The process loads a library from an unsecured location. An attacker can leverage this vulnerability to execute code in the context of the current process.
. Was ZDI-CAN-21679.
0
Attacker Value
Unknown
CVE-2023-46841
Disclosure Date: March 20, 2024 (last updated February 14, 2025)
Recent x86 CPUs offer functionality named Control-flow Enforcement
Technology (CET). A sub-feature of this are Shadow Stacks (CET-SS).
CET-SS is a hardware feature designed to protect against Return Oriented
Programming attacks. When enabled, traditional stacks holding both data
and return addresses are accompanied by so called "shadow stacks",
holding little more than return addresses. Shadow stacks aren't
writable by normal instructions, and upon function returns their
contents are used to check for possible manipulation of a return address
coming from the traditional stack.
In particular certain memory accesses need intercepting by Xen. In
various cases the necessary emulation involves kind of replaying of
the instruction. Such replaying typically involves filling and then
invoking of a stub. Such a replayed instruction may raise an
exceptions, which is expected and dealt with accordingly.
Unfortunately the interaction of both of the above wasn't right:
Recovery involves rem…
0
Attacker Value
Unknown
CVE-2023-46840
Disclosure Date: March 20, 2024 (last updated April 01, 2024)
Incorrect placement of a preprocessor directive in source code results
in logic that doesn't operate as intended when support for HVM guests is
compiled out of Xen.
0
Attacker Value
Unknown
CVE-2023-46839
Disclosure Date: March 20, 2024 (last updated April 01, 2024)
PCI devices can make use of a functionality called phantom functions,
that when enabled allows the device to generate requests using the IDs
of functions that are otherwise unpopulated. This allows a device to
extend the number of outstanding requests.
Such phantom functions need an IOMMU context setup, but failure to
setup the context is not fatal when the device is assigned. Not
failing device assignment when such failure happens can lead to the
primary device being assigned to a guest, while some of the phantom
functions are assigned to a different domain.
0